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TERMS OF REFERENCE 
Mr Malengret, Senior Lecturer in the Electrical Engineering Department, commissioned 
this project at University of Cape Town. He also supervised it in fulfilment of the 
requirements of MSc Degree in Electrical engineering. 
The main objective was to deSign, build and test a DSP Phase Angle Controlled Three to 
Single Phase UPS System according to the following specific terms: 
1. Generate Space vector PWM pulses for inverter switching. 
2. Phase lock the inverter output to the mains and use phase angle technique to charge 
batteries and regulate the dc bus. 
3. UPS to draw sinusoidal balanced currents from the mains supply. 
4. Draw power at close to unity power factor from the supply. 













Power reliability is business reliability. Today's industrial trend of using sophisticated 
electronic equipment to increase productivity, quality and efficiency in the work place has 
further compounded power reliability issues. The electronics utilised by most industrial 
equipment today are becoming increasingly sensitive, even to minor power disruptions. 
Also the proliferation of these electronic equipment has resulted in the "pollution" of the 
ac mains in the form of unwanted harmonics. 
Large power supplies in industries are three-phase supplies. Therefore single-phase 
electronics equipment such as workgroup file servers, data processing computers, 
sensitive lab equipment and computer clusters have to be equally distributed on the 
three phases, to keep the phases balanced. Equal distribution of the loads on the three 
phases is not easily achieved aI/ the time. 
In critical applications power supply abnormalities are unacceptable. Backup of the utility 
grid is provided by an Uninterruptible Power supply (UPS). The UPS acts as a buffer. It 
provides clean and reliable power to the vulnerable loads, under any normal or abnormal 
power supply conditions. 
Today's low-cost, high-performance digital signal processor (DSP) control/er provides an 
improved and cost effective solution for the UPS design .. Multiple control algorithms are 
executed at high speed enabling high sampling rate for good dynamic response. 
This thesis presents a new component minimised line-interactive DSP control/ed UPS 
design. The topology provides load balancing. It draws balanced power from a three-
phase utility and supplies it to a single-phase load. The topology was chosen for its 
desirable characteristics of high efficiency, high reliability, simple circuit and low cost. At 
the same time providing a good isolation from most power line problems. 
The UPS is inverter based. Space vector modulation technique is used for the inverter 
switching. The inverter output is phase locked to a three-phase supply and is linked to 
the three-phase supply through link inductors. Power flow through the link inductors is 











relative to the incoming mains. The amount of power that flows and the stability of the 
system is determined by the size of the linking inductors and the phase shift angle. A 
compromised solution of the linking inductor size and the phase shift angle is needed to 
have a stable system, good power factor and to fulfil all the objectives of the UPS. 
The operating principles of the proposed UPS are based on Enjeti, Jae-Ho Choi and 
Feng approaches. The operating principles of the proposed UPS were illustrated with a 
simplified single-phase equivalent circuit. Matlab simulink was used to simulate the 
equivalent circuit. With a full understanding of the operating principles of the UPS a 
mathematical simulation method was then developed. The mathematical simulations that 
was carried out produced results identical to the simulink results. Using mathematical 
simulations, variables could be easily changed and the power flow diagrams plotted. By 
varying the different variables and plotting the power flow diagrams a compromised 
solution is reached. The calculated values were then simulated on a three-phase 
system using matlab simulink. 
To validate the theory and simulations results a 2.5kVA laboratory UPS prototype was 
built. Four sensed signals were used to implement a closed loop control of the UPS 
using a TMS320F243 DSP board. The results showed a successful implementation of 
the proposed DSP phase angle controlled three to single phase UPS. 
It was concluded that the UPS provides load balancing and a good solution to most 
power line problems. Although the test done showed a successful operation of the UPS, 
it was recommended for future research to take more tests at higher power rating. It was 
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Uninterruptible Power Supply (UPS) is a device that operates between the utility and a 
load. The function of the UPS is to act as a buffer and provide clean and reliable power 
to vUlnerable loads under any normal or abnormal power supply condition. The basic 
concept of UPS is to store energy during normal operation through battery charging and 
release energy through dc to ac conversion during power failure or power outage. 
Power reliability is business reliability. Traditionally UPSs were only used in critical 
application such as PC. communication and life supporting equipment. In today's 
economy, un interruptible power supplies are widely used. They are adopted also for less 
critical loads such as home offices. 
Power reliability issues are further compounded by a general industrial trend of using 
more sophisticated electronics equipment to increase productivity, quality and efficiency 
in the work place. The electronics utilised by most industrial equipment today are 
becoming increasingly sensitive, even to minor power disruptions [13]. In addition 
proliferation of these electronic devices has resulted in the "pollution" of the ac mains in 
the form of unwanted harmonics. It has therefore become important that the quality of 
the current drawn from the supply do not exasperate the problem. 
Most power supplies in industries are three-phase systems because the three-phase has 
more advantages over single-phase power transmission. Single-phase loads such as 
workgroup file servers, data processing computers. sensitive lab equipment, telecom 
equipment and computer clusters have to be equally distributed on the three phases, so 
as to keep the phases balanced. Equal distribution of the loads on the three phases is 
not easily achieved all the time. This then creates a need for a three to single phase 
conversion system for medium size loads typically in the range of 6kVA to 20kVA. 
Among various UPS topologies or configurations on-line UPS (explained in detail in 
chapter two) offers good line-conditioning performance and good protection to the loads 
against any utility power problems. However. because of the use of multiple power 












Line-interactive UPS topology combines the performance benefits of the on-line UPS 
with the reliability and efficiency benefits of the standby UPS also explained in detail in 
chapter two. 
Since everyone needs to keep his or her business up and running, it is important to 
have a cost-effective UPS design that is affordable. The UPS should also eliminate the 
problem of unbalanced single-phase loads, and not generate distortions on the utility. 
Today's low-cost, high-performance DSP controller provides an improved and cost 
effective solution for the UPS design .. Multiple control algorithms are executed at high 
speed enabling high sampling rate for good dynamic response [14]. 
This thesis sets out the investigation of the viability of a new component minimised line-
interactive DSP controlled UPS design. The UPS has a three-phase input and single-
phase output. The topology has an ability to draw balanced power from a three-phase 
utility and supply it to a parallel combination of single-phase loads. 
The topology was chosen because of its desirable characteristics of high efficiency, high 
reliability, simple circuit and low cost. At the same time providing good isolation from 











1.1 Historical Background 
Introduction 
Ideally the voltage supplied by the utility system should be a perfect sine wave without 
any hannonics at its nominal magnitude and frequency. Figure 1-1 shows a perfect sine 
wave at 50Hz from a function generator. In practice, however voltages can significantly 
depart from the ideal conditions due to the power line disturbances. Abnonnalities such 
as over voltage, under voltage (brown out), outage (blackout), voltage spikes, chopped 
voltage wavefonn, hannonics, and electromagnetic interference must be mitigated [4]. 
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Figure 1-1: Perfect sine wave from a function generator 
Sources that produce disturbances are very diverse. For example in a city like Harare 
summer rains are associated with lightening. During this time short-circuit faults are 
prominent in power systems when equipment insulation fails due to system over voltage 
caused by lightning [12]. 
Figure 1-2 shows a typical University of Cape Town (UCT) utility voltage (line to neutral) 
sine wave characterised by a flat top. Such wavefonn problem is often the case where a 
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Figure 1-2: UeT voltage waveform 
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The effects of such power line disturbances on sensitive equipment depend on the type 
of equipment. The way some equipment responds to an outage can greatly increase 
down time. Some equipment have instant restart on power return, some have auto 
restart after a time delay and others need human intervention for a manual restart. 
In cases where applications are critical such disturbances are unacceptable. The 
backup of the utility grid is provided by an Un interruptible Power supply (UPS). The UPS 
acts as a buffer and provides clean and reliable power to the vulnerable loads, 
UPS Techniques have developed rapidly. Recent UPSs make use of DSP technology, 
which is a type of a microprocessor that is used for control algorithms of the UPS. DSP 
is appropriate because it is fast and effective in processing data in real time. The real 
time capability makes DSP ideal for applications that cannot tolerate any delays. The 
real time perfonnance, flexibility, increased system performance and reduced system 
cost makes it superior to other microprocessors. 
Different authors have researched on an extensive range of UPS topologies. Here is a 
brief summary of conclusions and recommendations from the investigations on UPSs 











1.1.1 Supply-friendly Single Phase UPS 
Investigation on the possibility of modifying locally manufactured UPS to meet certain 
design specifications was carried out. The main short fall was processing power, 
precluding the use of floating point or an optimal control algOrithm, which ultimately 
compromises the performance of the system. The author of supply-friendly single phase 
UPS recommended a 16-bit micro-controller or low-end digital signal processor (DSP) to 
provide extra processing power needed to optimise the UPS response [1]. 
1.1.2 Three to Single Phase UPS Implementing Space Vector PWM 
Technique Using DSP 
On-line three-phase to single-phase UPS system, which is based on Enjeti and Jae-Ho 
Choi and Feng approaches was investigated. The control algOrithm was done using 
Motorola DSP56002. The DSP was programmed in assembler language which is a low-
level language making it difficult to have a compact code. It was difficult to have a phase 
error of less than one degree when using zero crossing method for phase locking. The 
author of the thesis referenced below had difficulties implementing the phase shifting 
method for power flow control. The system was not stable. It was however concluded 
that using the correct phase shift angle range and inductor values, successful control 
could be achieved [2]. 
1.1.3 DSP controlled Three Phase to Single Phase UPS 
Same topology as above was investigated. A DSP development kit, MSK243 from 
technosoft S. A. Switzerland which is based on the Texas Instrument TMS320F243 
motor control was used for control. 
The author of the thesis referenced below programmed in C-programming language, 
and found it necessary to write the bulk of the program using fixed-point routines. That 
made the writing of the program much more challenging. Most of the processing 
capacity of the DSP was needed to implement phase locking and space vector 











1.2.4 The proposed UPS Topology 
The same topology as proposed above was investigated by the author with an aim of 
circumventing the problems experienced, and to ensure that the objectives of the project 
were achieved without compromising on the functionality of the UPS. The schematic 
diagram of the proposed topology is illustrated in figure 1-3 below. New system 
hardware, software and control method is presented using a TMS320F243 DSP board. 
The validity of the proposed strategy is demonstrated by means of simulations and 
experimental results referring to a built (2.5 kVA) three to single-phase laboratory UPS 
prototype. 
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1.2 The objectives of the report 
The thesis presents the results of the building and testing of the proposed online phase 
angle cohtrolled Three Phase to Single Phase UPS system. 
The objectives of the report were: 
1. To generate PWMs using Space Vector Modulation Technique for inverter switching. 
2. To phase lock the inverter output to the mains and to use phase angle technique to 
charge batteries and regulate the dc bus. Phase angle technique is a method of 
controlling power flow through link inductors. This is achieved by controlling both the 
magnitude and phase angle of the inverter output, relative to the incoming mains 
[10]. 
3. UPS to draw sinusoidal balanced currents from the mains supply. 
4. To draw power at close to unity power factor from the supply. 
5. To regulate the output voltage during both battery charging and battery discharOl~ 
mode. 











1.3 Plan of Development 
The report begins by discussing merits of UPS topologies commercially available, and 
the merits of the proposed topology. The theoretical concepts of the proposed topology 
are then explained in detail. Theory of space vector modulation technique is discussed 
next. The report then presents the proposed topology simulation results. The hardware 
and software used for building the laboratory UPS prototype is described. Finally the 
laboratory UPS prototype experimental results are given. Conclusions and 











2 LITERATURE REVIEW OF UNINTERUPTIBLE POWER 
SUPPLIES 
2.1 Introduction 
It is widely believed that there are two types of UPS systems, namely standby UPS and 
on-line UPS. These two names do not correctly describe many of the UPS topology 
available [5]. There are different UPS topologies commercially available each with 
different merits, but they all have the same primary function of: 
Power quality improvement 
Back up source of power 
Here is a summary of UPS topologies for the reader to have a clear distinction of the 
proposed system from other UPS topologies. Note that the solid line represent the 
primary power path of the UPS [5]. 
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Standby UPS is shown in figure 2.1, the mains power line directly supplies power to the 
load, until power fails. Then a battery-powered inverter tums on and continues supplying 
power to the load. This type of supply is sometimes called an offline UPS. Batteries are 
charged as necessary when line power is available. The quality and effectiveness of this 
class of devices vary considerably [5]. 
Advantages of Standby UPS 
• They are generally cheaper than the online UPS. Since the appliances connected to 
the supply are basically connected to the mains power line. 
• Small size and high efficiency. 
Disadvantages of Standby UPS 
• Standby UPS provide relatively poor protection from line nOise, frequency variations, 
line spikes and brownouts. 




















Rectifier Battery pack Converter (DC to DC) 
Figure 2-2: Conventional Standby On-Line Hybrid UPS Topology 
Output 
Inverter 
Standby On-Line Hybrid UPS, Figure 2.2 The standby DC to Dc converter from the 
battery is switched on when an AC power failure is detected just like in the standby UPS. 
The power path from the battery to the output only the inverter is on-line, while the dc to 
dc converter is operated in the standby mode [5]. 
Advantages of Standby On-Line Hybrid UPS 
• The UPS provide the best isolation from the power line problems. 
• UPS exhibit no transfer time during an AC power failure. 
Disadvantages of Standby On-Line Hybrid UPS 
• Efficiency is low due to the presence of four power converters. 
• The UPS cost per VA is high. 











2.4 Standby-Ferro UPS 
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Figure 2-3: Conventional Standby-Ferro UPS Topology 
Power is supplied from AC mains through a transfer switch, through a saturating 
transformer that has three windings, and to the output as shown in figure 2.3 above. In 
case of power failure the inverter picks up the output load [5]. 
Advantages of Standby-Ferro UPS 
• It provides good protection against line noises. 
• It maintains output on its secondary briefly when a total outage occurs. 
• High reliability. 
Disadvantages of Standby -Ferro UPS 
• Increased cost and increased power consumption. 











2.5 Line Interactive UPS 





Figure 2-4: Configuration of Line interactive UPS Topology 
Inverter 
Line interactive UPS illustrated in figure 2.4. The inverter is always connected to the 
output of the UPS. During normal operation (when there is power from the mains), power 
is supplied to the load from the mains, and the inverter is operated in reverse at low 
power to charge the battery set. On mains failure, the transfer switch is opened to stop 
power flowing from the inverter to the mains. The topology combines the performance 
benefits of the online UPS with the reliability and efficiency benefits of the standby UPS 
[5]. 
Advantages Line-interactive UPS 
• It does not have transferring time. 
• It regulates output voltage during normal operation and when mains fail. 
• This topology is inherently very efficient which leads to high reliability while at the 
same time proving superior protection from the power line problems. 
Disadvantages of Line-interactive UPS 
• There are filtering and switching losses involved although these losses are much 
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The configuration of the double conversion on-line UPS topology is the same as the 
standby. The only difference is the primary power path of the AC mains. In double 
conversion the AC mains is first converted to DC then the inverter converts it back to AC 
as illustrated in figure 2.5. AC mains is not the primary power source but rather a backup 
for the UPS (5]. 
Advantages of Double Conversion On-line UPS 
• The UPS provide the best isolation from the power line problems. 
• High voltqge conditioning. 
• It does not have transferring time. 
Disadvantages of Double Conversion On-line UPS 
• Reduced reliability and efficiency 












2.7 Delta Conversion On-line UPS 




Delta Converter Battery pack Inverter 
Figure 2-6: Delta Conversion On-line UPS Topology 
Delta Conversion On-Line topology illustrated in figure 2.6 was introduced to eliminate 
drawbacks of the double conversion on-line topology. The inverter supplies power to the 
load all the time with the delta converter contributing some of the power. When the 
mains fail power is supplied from the battery pack [5]. 
Advantages of the Delta Conversion On-Line UPS 
• High reliability and efficiency. 
• The UPS provide the best isolation from the power line problems. 
• Excellent voltage conditioning. 
Disadvantages of the Delta Conversion On-Line UPS 
• The topology is impractical under 5kVA 











2.8 Proposed UPS Topology 
3 Phase Mains .. 
r ~ LC Single 








Figure 2-7: The Proposed UPS Topology 
The proposed topology is a variation of the line-interactive topology that has been 
component minimised .It consists of link inductors, and a multifunctional converter, which 
can work as an inverter and a battery charger bi-directionally. 
The advantages of the Proposed UPS Topology 
• There is no transfer time on power failure. 
• Low implementation cost. 
• Capable of operating near unity power factor 
• Draws balance power from a three-phase utility supplying single-phase load. 











Disadvantages of the Proposed UPS Topology 
• There are filtering and switching losses involved but less than losses in the 
conventional standby UPS. 
• No galvanic isolation unless a transformer is added to the input or output of the UPS. 











3 THEORETICAL CONCEPTS OF THE PROPOSED UPS 
TOPOLOGY 
3.1 Introduction 
The proposed component minimised UPS topology illustrated in figure 3-1 consists of a 
three-phase space vector modulated inverter. Which is a converter in the true sense 
converts power from de to ae and vice versa. During nonnal operation, when power is 
supplied by the utility, the magnitude of the inverter voltage is regulated resulting in a 
stabilised load voltage independently to the utility voltage. In the meantime the inverter 
provides a battery charging function as well. The inverter is connected to the utility 
supply through link inductors [9]. The line hannonie currents are reduced based on the 
principle that links inductor presents high impedance to hannonics. 
Vsa L1 























When the mains fail, the UPS will be able to detect that the mains has failed. The utility 
supply is then isolated from the UPS through a static switch. Power goes on supplying 
the load uninterruptedly. Meanwhile the inverter converts battery power to ac power until 
the mains retum or batteries are depleted. 
The notable features of the proposed UPS topology are: 
• The ability to draw balanced power from the utility and supplies it to a parallel 
combination of single loads. 
• Phase lock the inverter output to the mains and use phase angle technique to charge 
batteries and regulate the dc bus. Phase angle technique is a method of contrOlling 
power flow through the link inductors by contrOlling both the magnitude and phase 
angle of the inverter output, relative to the incoming mains. 
• Regulate the output voltage during both battery charging and battery discharging 
mode. 
• Draw power at close to unity power factor from the utility. 
• The ability to supply power to load uninterruptedly with no transfer time during power 
outage. 
The schematic circuit diagram of the proposed component minimised UPS topology is 
illustrated in figure 3-1. The system is made up of three link inductors L 1, L2, L3, battery 
pack represented on the circuit as Vb, three phase full bridge IGBT inverter and an LC 
filter. 
Link Inductors 
Three link inductors L 1, L2 and L3 interface the three phase mains to the inverter. Link 
inductors act as buffers, they limit inrush currents from the mains and also filter out high 











Three Phase Full Bridge IGBT Inverter 
The full bridge IGBT inverter has three pairs of IGBT switches shown on figure 3-1. Each 
pair controls a phase by operating the switches at high frequency in such a way that 
when top switch is on the bottom switch of the same pair is off. Space vector PWM 
pulses for switching the IGBTs are generated from a DSP board. 
Battery Pack 
The conventional lead acid batteries are used to form the DC bus. The batteries are 
charge in two phases, depending on the DC bus voltage. The bulk charge mode where a 
charging current is regulated at a specific current. Then the float voltage charge mode, 
which is a constant voltage charging. 
LC Filter 
An LC filter is used for filtering high switching frequencies (10kHz) leaving out the 50Hz 
fundamental frequency. 
3.2 Basic Theory 
The operating principles of the proposed UPS are based on Enjeti, Jae-Ho Choi and 
Feng approaches [10]. The operating principles are best explained with help of a 











Figure 3-2: Simplified single phase equivalent circuit for the proposed UPS 
On the circuit: 
Vs is the mains supply voltage. 
X z is the link inductor 
V
llPS 
is the inverter output. 
I ups is the inverter output current. 
Isis the mains supply current. 
I load is the load current. 
















~ (t) Vs sin( mt) (3-4) 
The inverter output is assumed to be: 
Vups (t) = Vups sin( 0Jt a) (3-5) 
Assuming that the fundamental component of the load current I load lags Vups by p, then 
I load (I) = I load sin( mt - (a + p)) (3-6) 
From (3-4) and (3-5), the mains current can be obtained as: 
(3-7) 
The phasor diagrams of the above equations are shown in figure 3-3 and figure 3-5. The 
first phasor diagram is drawn with angle r = 90°. This would be the most likely situation. 
In the diagram the inverter voltage phasor Vups lags the mains supply voltage phasor ~ 
by angle a and Vz is the voltage across the link inductor, represented by a phasor 
joining the inverter voltage Vups to ~. 
The current through an inductor lags the voltage by 90 degrees, the current phasor Is is 












Figure 3-3 Phasor Diagram of singles Phase Equivalent Circuit, r = 90 0 
--------_.-._----
Vs 













Figure 3-5: Phasor Diagram of singles Phase Equivalent Circuit, r = 105° 
Note that when r > 90° means that the UPS is charging batteries and when 
r < 90° means the UPS is discharging batteries. When r = 90° the UPS is absorbing 
zero power and the UPS spends the bulk of the time operating at this point. 
The magnitude of the supply currentIs can be determined by trigonometry, considering 
triangle DBC. 
18 (3-8) 












From figure 3-3 the phase angle r between the UPS voltage ~ps and the inverter 
current I up, is: 
(3-10) 
From equations (3-7) to (3-9), lload(t)and I,(t)are both sinusoidal signals. Note that 
Is (t) is independent of load current, and Iload (t) is a pure sine wave because they are at 
the same node. The supply current is controlled by the phase angle a and by the size of 
the inductor X z' The above relationship equations can be used to control power flow 
and input power factor. 
3.3 Control Principles 
There are two conditions of the mains during UPS operation: 
• Mains outage condition and 
• Mains ac normal operation 
3.3.1 Mains Outage Condition 
The converter only does a pure inverter function, discharging batteries. It yields 
regulated load voltage without considering the phase angle of the output voltage. But the 
output voltage phase angle is generated by the DSP in phase with the latest mains 
phase angle in its memory. The power flow in this condition excluding switching losses is 
given by: 











3.3.2 Mains AC Normal Operation 
The challenging part is how to control the converter voltage and phase angle a to 
ensure that the battery set is charged and the input power factor stays close to unit. In 
this operation mode there are two operating phases: 
• The battery set charging phase 
• The float voltage mode 
Power through link inductors is controlled by varying the phase shift angle a. The 
relationship between the phase shift angle and power flow is derived from figure 3-4 
using simple trigonometry as follows: 
V
UPS 
sin(a) = Vz cos(O) (3-12) 
Mains supply real power is given by: 
P VJscos(O) (3-13) 
Substituting for cosO from (11) we get: 
VV 
P sups'() =--sma 
Xz 
(3-14) 
The converter can operate bi-directionally, this is supported by the equation of real 
power flowing into the UPS bellow: 
(3-15) 
Where cos(r) can be positive or negative value that determines the power flow. Phase 
angle a is used for controlling, making 0° < r < 1800 • If the converter is lossless, the 











The battery set-charging phase 
The battery set-charging phase is a constant current I bat charging phase. Power 
absorbed by the converter excluding losses is: 
(3-16) 
The float voltage mode 
The float voltage mode is a constant voltage-charging mode, where the dc bus Vb"t is 
regulated at its maximum value by varying the phase angle a . 
(3-17) 
3.4 Power Factor Correction 
Input power factor is equal to cosO where 0 is given by equation (3-9) 
cos(O) 
(
(V,. - V"ps cos(a)) J 
~(VuPs sin( a ))2 + (Vups cos(a) - Vs)2 
(3-18) 
Can also be expressed as: 
Vups sin(a) 
cos(O) = r===.=========== 
~(VuP' -V. cos(a))2 + (V. sin(a))2 
(3-19) 











the UPS must maintain a specified load voltage. Therefore the amplitude of V",ps is 
controlled by the duty-ratio of PWM waveforms so as to keep a constant load voltage. 
For a special case a = 0°, the angle B of the input power factor becomes 90° and 
consequently only reactive power flows, excluding losses. Which is a useless operation 
and should be avoided. Although with this UPS when ac mains is back after a power 
outage the UPS first phase locks (a = 0) for about 30 seconds then the phase angle a 
is increased accordingly. 
The UPS spends most of its operation time with r 90°. At this pint the UPS is 
absorbing zero real power and operating at close unit power factor. When the supply 
voltage Vr changes the phase shift angle a is also changed so that a constant current 
Is is supplied form the utility. The resulting value of the power factor calculated using 
equation 3-18 or 3-19, will be determined by the phase shift angle a and the new value 











4 Space Vector Modulation 
4.1 Jntroduction 
Pulse Width Modulation (PWM) has been studied extensively during the past decade, 
with different PWM methods developed to achieve the following aims: 
• Wide linear modulation range. 
• Less switching loss. 
• Less total harmonic distortion (THO) in the spectrum of switching waveform. 
• Easy implementation and less computation time [6]. 
For a long period, carrier-based PWM methods were widely used in most applications. 
But with the development of microprocessors, space vector modulation has become one 
of the most important PWM methods for three-phase converters [7]. It is a digital 
implementation of the PWM modulators, using space vector concept to compute the duty 
circle of the switches. Elegant digital implementation is one of the notable features of 
space vector modulation and all the above benefits are achieved with this "method. 
4.2 Theory of SV PWM Technique 
Space vector modulation is a method of analysing a three-phase system in terms of 
complex space vectors. The method transforms a three-phase stationary co-ordinate 














Va Vb Vc 
Figure 4-1: Three-Phase Two Level Voltage Source Inverter (VSI). 
The structure of a three-phase two level VSI used for this project is illustrated in figure 
4.1. Va, Vb and Vc are the line to neutral output voltages of the inverter. Power 
transistors Q1 through Q6 shape the output voltages [8]. The Power transistors are 
controlled by a, a', b, b' c, and c'. When upper transistor is switched on (1) the 
corresponding lower transistor is off (0). 
The relationship between the switching variable vector fa, b, c] and the line to line output 
voltage vector [Vab, Vbc, VeaJ is given by the following equations. 
Vab=(a b)*Vdc (4.1 ) 
(4.2) 
Vca (c-a)*Vdc (4.3) 
There are eight possible combinations of the on (1) and off (0) states for Q1, Q3 and QS. 
The vector representation of the phase voltages corresponding to the eight combinations 
ean be obtained by applying the so-called d-q transformation to the phase voltages. A d-











perpendicular to vector 11, 1, 1J in a three dimensional co-ordinate system. The d-q 
transformation equation is given bellow. 
[~:] Jf[l -~ -~ l[~l 
3 0 ~ --~ c 
(4.4) 
The results are six non-zero vectors and two zero vectors. The nonzero vectors form the 
axes of a hexagon, illustrated in figure 4-2. The eight vectors called the basic space 
vectors are UO, U1, U2, U3, U4, US, U6 and U7. The d-q transformation can be applied 
to desired three-phase voltage output to obtain a desired reference voltage Uout in the d-
q plane. 
The objective of the SV PWM technique is to approximate the reference voltage Uout 
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Figure 4-2: The Basic Space Vectors 
daxis 
Sector 6 
T1 and T2 are the respective duration of which switch states U1 and U2 are applied (the 











reference voltage Uout is tiny. 







In one sampling interval, the output voltage vector Uout can be written as: 
Where to, t1 ... t7 are the tum on time of the vectors U 1 ... U7. 
to, tl, . .l7 ~ 0, Z:;=o ti T and T is the sampling time. 
(4.5) 
According to (4.5) the decomposition of U into Ul,U2, .. .u7 has infinite ways. In order 
reduce the number of switching actions and making full use of active tum on time for 
space vectors the vector U is split into the two nearest adjacent voltage vectors and 
zero vectors UO and U7 in an arbitrary sector. 
In sector one, in one sampling time interval T, vector U can be expressed as: 
U = Tl Ul + T2 U2 + T7 
T T T 
+TOfJO 
T 












In linear modulation range the trajectory of U is the inscribed circle of the hexagon and 
the maximum amplitude of the sinusoidal line to line voltage is the dc-bus voltage. 
Therefore the phase voltage is given by ~ (4.7) 
And Maximum modulation amplitude M max = V ~ * ~ = 1.15 (4.8) 
",3 Vdc 
M max is 15% more than the conventional sinusoidal PWM. 
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Figure 4-3: Modulation range 
U5 
(101) 
Late the length of Uout be M, illustrated in figure 4-3 above. 
d axis 
Sector 6 











M TI 1 T2 1 
= = 
27r T . (7f 0) Tl sinO sm sm -
3 3 
Thus, 
Tl 2 . 1t 2 1t 
=-Msm(--mt) .J3M cos(mt+-) 
T.J3 3 3 6 
T2 2. 2 31t 
= r:;M sm(mt) = r:;M cos(mt +-) 
T ,,3 ,,3 2 
TO + T7 = T - T1 - T2 
1t 




The basic vectors and the zero vectors determine the length and angle of Uout. The 
decomposition of Uout in all six sectors is shown in Table 1. Different distribution of TO 
and T7 for zero vectors yields different space vector PWM modulators. There are no 
separate modulation signals in each of the three phases in space-vector modulation 











Table 3.1 Space Vector Algorithm 
1c=======~s~e~c~to~r ________ tA~~lg~O~rit~h~m~~~~~r-______ =-~-=:-__ i 
Tl .Jj MT ros( rot + :) TO + T7 := T _ Tl- T2 2 
1 
.Jj 3Ji) 
T2 := -MT cos( 0Jt + 2 
2 
L __ -+-~~~~-.Jj llJi 




4 5Ji ( ~~rot~-) 
! 3 3 
I 
.Jj 7~\ T3 = -MT cos(OJt + 6 I 
2 
.Jj 3Ji) 
T3 = -MTcos«(fJ/+ 2 TO+ T7 =T -T3 T4 2 
T 4 .Jj MT cos«(fJ/ + 5;) 
2 
T4 .Jj MTcos(OJt + 7;_) TO+ T7 = T -T4- T5 2 
T5 = .Jj MTcos«(fJ/+ ~) 
2 
.Jj 5Ji) 
T5=--MTcos«(fJ/+ 6 TO+T7=T T4-T5 2 
T6 = .Jj MT cos( 0Jt + :) 
2 
.Jj Ji) 
T6 = -MT cos(OJt + 2 TO + T7 = T _ Tl T6 2 
.Jj llJi) 












5 Proposed Topology Simulations 
5.1 Introduction 
Simulations were done with an aim to learn, analyse and apply practically the theory of 
the proposed UPS topology. Matlab simulations and mathematical simulations were 
carried out on a single-phase model to investigate the effects of different variables. 
When a compromised solution on the variable was found, matlab simulations were then 
carried out on a three-phase model. 
Mathematical simulation method was developed using mathematical equations derived 
from phasor diagrams in chapter three. Using the mathematical simulation method, 
relationships between variables could be easily investigated. The investigations were 
carried out to provide insight into the control strategy for the UPS. To find a suitable 
compromise solution for each variable, and to ensure that all the objectives of the project 
were achieved. Variables that were investigated illustrated in figure 5-1 are: 
Phase angle a, supply current Is, UPS current IUPsl and also supply power, UPS 
power, supply power factor and UPS power factor. 










Figure 5-1: Phase Angle Range a 
a Phase angle negative 












5.2 Matlab Simulations of a Single Phase UPS Model 
The single-phase equivalent circuit of the proposed UPS model shown bellow was 
simulated. The UPS model with aU the measurement tools used for simulation is shown 





Figure 5-2: The Simulated single-phase model of the proposed UPS 
The main idea of this project is to control power flow through the link inductor by 





it can be seen that the supply power is directly proportional to the sine of phase angle a 
but inversely proportional to inductor X z with a constant of proportionality VsVups. 
Simulations were done with an aim of selecting the best range for phase angle a and 
selecting the best inductor size X z • Bearing in mind that supply power factor should stay 
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Figure 5-3: The Effects of changing Phase Angle and Link Inductance simultaneously on 
Supply Current 
Figure 5-3 shows the effects that the phase angle and link inductance has on the supply 
current. The phase angle was varied between 0 to 30 degrees whilst the link impedance 
was varied between 0.47 and 16 ohms. The supply voltage and the UPS voltage were 
kept constant. 
It can be seen that the current increases with an increase in phase angle a and 
decreases with an increase in link inductance. 
Note that if Vs = Vups then Vz = 2 sin( 'Yz) I this illustrated on figure 5-4. 
The current that flows is given by: 














Therefore Is is proportional to sin(~} and inversely proportional to link inductance. 
Figure 5-4: Phasor diagram when Vs = Vups 
This means that the smaller the inductor is, the more current will flow through it per small 
change in phase angle making it more difficult to control the flow of power when the 
inductor is small. A big inductor would mean easier control of power from the supply to 
the UPS and also better buffering by the inductor, but less power will be supplied to the 
UPS per given charge in phase angle. 
Therefore a compromised solution was needed for phase angle range and size of the 
inductor to give a stable system and provide the required power to the load at close to 
unit power factor. 
5.2.2 The effects of changing Phase Angle a 
All the simulations in this section were carried out with a constant resistive load under 
the following conditions: 
Load Power = 7.5 kW 
Supply Voltage v: = 220V 
UPS Voltage Vups= 230V 
Load current I load = 32.6A 











Phase angle a was changed in steps of 2 degrees from - 90° to 90°. When phase 
angle a is negative, Vups is lagging Vs and power flows from the supply to the UPS. For 
this project the possible range for a is from - 90° to 0° only allowing power to be 
drawn from the mains utility. 
From 0° t090°, Vups is leading Vs and power is flowing from the UPS to the mains utility. 
Therefore power from the batteries or any dc supply is supplied to the grid. This shows 
that by phase angle control, power can be controlled to flow from the mains utility to the 
dc side of the inverter or vice versa. 
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Figure 5-5: The effects of changing phase angle a on Supply Power PF and UPS PF 
Figure 5-5 shows two graphs, supply power factor (PF) and UPS PF plotted against 











UPS power factor is the cosine of the angle between Vups and f ups ' angle r. The angles 
are illustrated in figure 5-1. When r is greater than 90 degrees the PF becomes negative 
and the UPS will be absorbing power. 
Point A on the graph is a special case when phase angle a ::; 0, Vups will be phase 
locked to supply voltage Vs' At this point, during the operation of the UPS a static switch 
is switched on connecting Vups to Vs' This is only done when Vs is within the acceptable 
value. The UPS operate at this point for a few seconds allowing the system to stabilise 
after switching on the static switch. During this time the angle () becomes 90 degrees 
consequently only reactive power flows from the supply. Therefore phase locking time 
should not be too long. 
The UPS acceptable power factor range is labelled B on the graph. The acceptable PF 
range is when the PF is greater than 0.92. 
Point C shown above is very important, fupsis at 900 to Vups • which means that only 
reactive power flows to the UPS. The UPS does not consume real power at this point. 
This means that the load consumes all the supply power. No power is supplied to the 
batteries. This is the point where the UPS spends most of its operating time, and the 
voltage regulation point. The challenge is to operate the point C within the acceptable PF 
range B. 
When a is in the range C, angle r > 90° and its cosine negative which means that the 
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Figure 5-6: The effects of changing phase angle a on Is and Iups 
From figure 5-6 it can be seen that the current from the supply and the UPS increases 
with the increase in phase angle. The ratio Is tolups depends on the position of the 
phase angel and Is never goes to zero. Unit power factor is achieved when Is is equal to 
I ups. When phase angle is zero, current to the load is supplied by the UPS. 
The effects of changing phase angle a on Supply Power 
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Figure 5-7 shows plot of apparent power, real power and reactive power from the supply 
as the phase angle is changed. Power is positive when the utility is supplying power to 
the load and UPS, and its negative when the mains utility is absorbing power. The PF is 
unity when apparent power is equal to real power. In the graph reactive power is never 
negative, it is calculated as: 
= PVA ~(1- (PF)2 
Where: 
(5.3) 
PVAR is the supply reactive power 
PVA is the supply apparent power 
Pw = PVA cos 0 is the supply real power and 
PF = cosO is the supply power factor 
The reactive power graph is supposed to be negative between phase angle of -20 and 
20 degrees. 
The effects of changing phase angle a on UPS Power 
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The graph of phase angle VS UPS shows that it's possible for the UPS to absorb zero 
real power by contrOlling the phase angle. The UPS is absorbing power for battery 
charging in the region where real power is negative. 
5.2.3 The Effects of changing the link impedance X z 
Link Induc t a nce X z VS Is and lups 
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Figure 5-9: The Effects of changing the link impedance on Is and 1 ups 
The effects of changing link impedance were carried out with a constant phase angle of 
30 degrees and changing link inductance from 1.5mH to 51mH at 50Hz frequency. The 
plot of the results, figure 5-9, Is and 1 ups decrease exponentially with the increase in link 
impedance at the beginning, then rate of decrease of the current became smaller and 
smaller as the link impedance was increased. Similar graphs were produced for the 












5.3 Mathematical simulations 
Mathematical equations derived from phasor diagrams illustrated in chapter four where 
used to develop a simulating method. The following equations were used in developing 
the simulation method. See figure 5-1 for the labelling of voltages, currents and angles. 
Vz ~(Vups -Vs cos(a»)2 +(Vs sin(a))2 
Is Vz = _1_~(Vtlps - Vs cos(a))2 + (Vs sin(a))2 
X z X z 
() sin -l( (V. - Vups cos(a)) J 
~(Vups sin(a))2 + (Vups cos(a) - Vs)2 






() is the angle between ~ and Is ' cosine () gives the supply power factor (PF). r is the 
angle between Vups and I ups ' cosine of r gives the UPS PF. If the load is reactive the 
fundamental component of the load current I Wad would lag V"ps by an angle p, 
illustrated in figure 5-1. 
Simulations on the effects of changing phase angle a from -90 to 90 degrees was 
carried out under the same conditions as the simulations in simulink. The results from 
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Figure 5-10: The effects of changing phase angle a on Supply Power PF and UPS PF using 
mathematical simulations. 
Figure 5-10 shows the effects of changing phase angle on Supply PF and UPS PF using 
mathematical simulations. The graph is identical to the graph obtained using simulink 
figure 5-5, simulated under same conditions. Since mathematical simulations were 
identical to simulink simulations and can be easily manipulated to shows effects a and 
X z on power flow. Mathematical simulations were used to obtain the graphs that follow. 
5.3.1 Power flow when V. = Vups 
The simulations below were carried out with a resistive load and the following: 
Load Power = 7.5 kW 
Supply Voltage V s = UPS Voltage V ups = 230V 
Load current I load = 32.6A 
Angle p = 0 
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Figure 5-11: Power flow when Vs = Vups 
When Vs = Vups ' The acceptable PF is achieved within the range -2< a <-20 degrees 
and battery charging only starts when a <-40. See figure 5-10 above. 
5.3.2 Power flow when Vs is 10 percent greater than Vups 
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Figure 5-12, Vsis 10 percent greater than Vups the acceptable PF can not be achieved 
the maximum PF factor is 0.9. Battery charging only starts when a <-34 degrees. 
5.3.3 Power flow when Vs is 10 percent less than Vups 
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Figure 5-13: Power flow when Vs is 10 percent less than Vups 
In figure 5-13 Vs is 10 percent less than Vups' The acceptable PF range is achieved in the 
range -18<a <-38 degrees. UPS absorbs power when a <-46 degrees. 
5.3.4 Effects of angle p on LIPS power flow 
If the load in reactive the fundamental component of the load current flood would lag Vups 
by an angle p, illustrated in figure 5.1. Charging angle p from zero to about 45 degrees 
had no effect on the supply PF, but shifts the angle by a few degrees at which the UPS 











5.3.5 Power flow of a 230V, 5kW UPS System 
The central idea is to control flow of power through the link inductor by controlling phase 
angle a, regulating the dc bus without the inverter consuming real power from the 
supply. And also to enable battery charging when necessary. The UPS operating at unit 
PF all the time. 
By careful selection of maximum load power and link inductor size all the desired 
objectives of the project can be achieved. The simulations below show results of the 
system carried out with the following values: 
Load Power = 5 kW 
Supply Voltage Vs= UPS Voltage Vups= 230V 
Load current I 1oad = 21.7A (pure resistive), angle p = 0 
Inductor X z = 2.50 
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Figure 5-14 shows the power flow of the intended UPS system that would be connected 
directly to three-phase mains supply. 
Voltage regulation 
The UPS regulate voltage at the point illustrated in figure 5-14. At this point the UPS 
would be operating within the acceptable power factor range. During voltage regulation it 
should be noted that Is is controlled by shifting of phase anglea, going to the right of 
the voltage regulation point would increase Is, and going to the left would decrease Is' 
V ups is controlled by the duty ration of the PWM waveforms. Since the system has no 
control of the supply voltage, when supply voltage decreases, phase shift angle is 
increased making the mains supply constant current. When the supply voltage is 10% 
lower than Vups ' the system can be made to operate in the acceptable PF factor range 
as in figure 5-12. So by using a combination of the phase angle control and duty ration of 
PWM waveforms the mains can be made to supply constant current, and operating 
within the acceptable power factor range all the time. When Vs is less than 50% of Vups 
the supply voltage is isolated from UPS using a static switch and power to the load is 
supplied by the UPS. 
Battery Charging 
The battery charging range is -90< a <-12 degrees. In this range phase angle control is 
used to control the amount of power absorb by the UPS for battery charging. A certain 
maximum battery charging current of is maintained. As the battery set charges up phase 
angle is gradually reduced causing battery power and battery current to also become 
smaller. When the battery set is fully charge then I ups would be at 90° to Vups and UPS 
power absorbed would be zero. During this battery charging operation the UPS 
maintains Vups at 230V by controlling the duty ratio of PWM waveforms. In this operating 











without considering power factor value. 
5.4 Laboratory Prototype UPS 
The Laboratory prototype UPS was simulated with a resistive load and the following: 
Load Power = 2.5 kW 
Supply Voltage Vs= UPS Voltage Vups= 100V 
Load current I 10ad = 15 A (pure) 
Angle p = 0 
Inductor X z = 1.70. 
Figure 5-14 shows the power flow of the laboratory prototype UPS. Vups was regulated at 
100V phase angle at -10 degrees with Vs at 1 OOV. 
Phase Angle VS Supply PF and UPS PF 
0 .8 --~i--
I • I I 
----~----------.------- -- ----~-----~----~----------0.6 
I I I I I I I 
, , " I I I 
I • I I I " ____ J _____ ~ ____ ~ _ _ __ _ ~ ___ _ 
J I I I 
0 .4 - - - - -: - - - - - :- - - - - ~ - - - - -:--
c; 0.2 
'---' 






.. . I I I I 
I • , , I I I I ____ J ____ _ , _____ .L ___ _ _ , __ 
I I I I 
I I I I 
I I I I 
I • I I 
. 
- - --~- - ---- - ---.---------- ----~-----~----~----------
I I I • I I • • 
I I I I . ..
I I I I I r I r 
- - - - ~ - - - - -:- - - - - ~ - - - - -:- - - - - ____ J _____ L _ ___ ~ _ ____ L ___ _ I I I I 
f I I I I I I I . . . I I , I 
• I I I I I I I 
----,--- - -~----7----~- ----~-----r- - --'-----~----
I • I • I I I • 
I I I I I I I I . . . . --- ----~- - ---~ - ---, - -- -~----. . . . . . 
-1 L-__ _L __ ~~ __ _L ____ ~ __ ~· __ ~c· ~~L_ __ _L ____ L_ __ ~ 
-100 -80 -60 -40 -20 o 20 40 60 80 100 
Phase-Angle 











5.5 Matlab Simulations of Three Phase UPS Model 
Three phase simulations were carried out with an aim to applying the single operating 
principal to a three-phase system, to understand phase locking and voltage regulation of 












6 Hardware Description 
6.1 Introduction 
Following is a description of the hardware used for building three-phase to single-phase 
UPS laboratory prototype. A UCT developed board based on the Texas Instrument 
TMS320F243 Digital Signal Processor (DSP) was used for control applications. The 
reasons for choosing this DSP board are stated below. A brief description of 243_DSP 
board and the compiler software is given in this section. This document focuses on the 
main functions of the 243_DSP-development board that were used for this project. For 
detailed information on the TMS320F243 DSP please see Appendix B. 
6.2 Choosing a controller for UPS 
Today's low-cost, high-performance Texas Instrument TMS320F243 DSP controller 
provides an improved and cost effective solution for the UPS deslgn. The DSP has 
integrated peripherals specifically chosen for embedded control applications. These 
include the event manager module, which provides general -purpose timers and PWM 
registers to generate PWM outputs, and 10-bit analog-to-digital converters (ADCs). 
High CPU bandwidth and the integrated power electronic peripherals make it possible to 
implement a complete digital control of the UPS design. Multiple control algorithms can 
be executed at high speed enabling high sampling rate for good dynamic response [14]. 
Digital control has the following advantages: 
• Programmability, easy to update systems with enhanced algorithms for improved 
reliability. 
• Immunity to noise 
• Eliminates redundant voltage and current sensors for each controller. 
• System has few components; less engineering time and system can be made 
smaller and reliable. 











6.3 TMS320F243 DSP Key Features 
The TMS320F243 DSP board is illustrated in figure 6-1. The major features of the board 
are listed bellow. 
Figure 6-1 TMS320F243 DSP board 
• A 16 bit fixed point DSP running at 20MHz giving the CPU core 50ns instruction 
cycle time. 
• Internal memory modules are dual access random-access memory (DARAM) and 
Flash memory. There are 544 words x 16 bits of DARAM. DARAM allows writes and 
reads from the RAM in the same cycle. Flash EEPROM has advantage of 
reprogrammability. It incorporates one 8k x 16 bit flash EEPROM module in program 
space. 
• Two general-purpose (PG) timers which can be operated independently or 
synchronised with each other. Each timer has a 16 bit compare unit capable of 
generating one independent PWM output. There are three continuous modes of 
operation of each GP timer in up - or up/down-counting operations. 
• Three full-compare units using GP timer one as time base and generating six outputs 











• 10-bit ADC with a built in sample and hold (S/H) circuit. There are eight analog input 
channels. Maximum conversion time for each ADC unit is 1 p s. Reference voltage 
for the ADC module is 0 - 5V and is supplied externally. 
• Watchdog (WD) timer module monitors software and hardware operation. It 
generates a system reset if it is not periodically serviced by software by having the 
correct key written. WD timer operates independently of the CPU and always 
enabled. 
• 32 general-purpose, bi-directional digital 1/0 (GPIO) pins. Six are dedicated 1/0 pins 
and 26 pins are shared between primary function and 1/0. 
• CPU support one non-maskable interrupts (NMI) and six maskable prioritised 
interrupts request. The device has many peripherals and each peripheral is capable 
of generating one or more interrupts in respond to many events. 
• Power drive protection (PDPINn input for safe operation of the power converter. 
• RS-232 serial communication for PC to DSP board communication. 
• 5V DC power supply. 
6.4 Compiler Software 
The programming of the target system was done in ANSI-C language. As a high level 
language it uses a compiler to translate the source code to machine-readable code, the 
binary code. See Appendix B for the procedure on how to programme the DSP Flash 
RAM. 
The compiler development environment is made up of the following file system to 
perform the Compile -Link-Program Routine (CLP). 
Compile. bat file 
Compile.bat is the command to start compiling the program code. The compiler links the 
run.c code with the included header files (with file suffix .h). Compiling generates the 
following files with the following file suffixes and links the entire executable files to 











• *.asm is the assembler code generated 
• * .Ist is assembler code with print layout and line numbers 
• * .err is the error information if compiling was not successful. 
• Run.obj file is the compiler user code that is generated as a result of a successful 
compilation. 
• * .map is the memory allocation configuration and all global variables 
• *.cmd is the file that contains all the *.obj files that are not generated by the compiler 
but are needed to run the project. 
• *.inf is the information about section size and memory allocation 
• Run.out is the executable file generated by linking the executable files with Run.obj. 
Con_Prg.bat is the command that starts the hex converter and the serial programmer 
using the Run.out file to program DSP flash RAM. 
6.4.1 Compile-Link- Program (CLP) Routine common errors 
• Folder path problem, CLP runs the run.c code in the same folder with Compile.bat 
file. So to run a new code one has to replace the old run.c code in the correct folder 
with the new one. If the new code is saved in a different folder the CLP will run the 
old one. 
• When using interrupts one has to replace branch.obj with ints.obj in the .cmd file. 
Branch.obj is invoked by the linker to perform a simple jump to start address of the 
running program, whereas an interrupt is a jump to a specific address in the program 
memory. 
6.5 Interface Boards 











243_DSP board can only operate with signal within a to 5V. This section describes the 
interface boards used for building laboratory UPS prototype. 
6.5.1 DSP Interface Board 
The DSP interface board allows a direct connection of signals to and from the DSP 
board. Figure 6-2 shows the interface board rooted on the DSP board on a stand. Power 
supply to the DSP board and other interface boards is supplied through this board. Four 
signal samples where required to implement closed loop control of the line-interactive 
UPS design. 
Figure 6-2: DSP interface board 
The author was provided with a single-phase DSP interface board with no components 
on it. The author had to modify the board for a three-phase inverter switching and 
soldered all the components on to the board. The board is made up of several circuitries 











Some of the important circuits on the board are: 
• Operation Amplifier (OpAmp) circuits for reading four analog signals samples to the 
ADCs on the DSP board. The OpAmp circuits are made with an adjustable gain. 
• 2.5V dc offset circuit for allowing negative signal to be read to the ADCs. This means 
that the reference voltage for the ADCs is 2.5V. Therefore a maximum positive peak 
of 2.5V and a minimum negative peak of -2.5V can be read to the ADC, since the 
DSP range is OV to 5V. 
6.5.2 Inverter Driver Board Interface Board 
A three-phase IGBT inverter, driven by a semikron SKH160 driver board was used for 
building the UPS prototype. The semikron driver board requires 15V signals to drive the 
inverter, but the DSP operate in the range of OV to 5V. Therefore an interface board 
shown in figure 5-3 was required. The wiring diagram of this interface board is shown in 
Appendix C. 
Figure 6-3: Inverter Driver Board Interface Board 
On the board are two level shifters (CD4504BE) which convert signals from the DSP 











to the DSP are connected through a level shifter to get 15V to 5V range. The level shifter 
acts as buffer providing protection and isolation to the DSP board. 
The protection signals stop the switching of top and bottom IGBT switches at the same 
time. The driver board also has hardware protection that allows a 6 f.1 seconds delay on 
the switching of top and bottom IGBT switches. 
Also on the board is MM74HC14N hex inverter chip providing two PWM signals directly 
from the DSP board. Since four PWM signals were provided from DSP interface board 
as it was made to operate a single-phase inverter, but six space vector PWM signals 
were required from the DSP board for three phase inverter switching. 
6.5.3 Signal conditioning Board 
The DSP operate on 0 to 5V range. The four sampled signals namely, DC bus 160V, 
supply voltage 150V, load voltage 220V and battery charging current were way out of 
the DSP range. As means of safety to the author it was found necessary to keep the 
high power signals away from the interface board. Since the author's hands were 
constantly in contact with the DSP interface board, taking readings and debugging the C 
programming code. This lead to the construction of signal conditioning boards shown in 
figure 6-4. 
LEM, current and voltage transducers (LA 25-NP and LV 25-P) were used for signal 
conditioning. LEM modules were chosen for their excellent linearity and they provide 











Figure 6-4: Signal conditioning Board 
6.5.4 Static switch 
A static thyristor switch was used for isolating the mains supply voltage from the UPS 
when supply voltage magnitude went below the required minimum value. This would 
stop the UPS from feeding into mains supply. The DSP measured the magnitude of the 
supply voltage and sent a signal to switch off once voltage went below the minimum 
value. 











Figure 6-5 shows the static switch that was made by a company called ML T drives. The 
wiring diagram of the switch is shown in Appendix B. A month was almost spent trying 
to get the thyristor switch to function properly. The main problem was the drawings were 
different from the built switch, so tracing the mistakes on the board was not easy. When 
the switch got to function, it would only tum off when the supply current was less than 5 
amps. Above 5 amps, the pulse to isolate the UPS would fail. Tum off snubber circuits 
designed failed to switch off the static switch as required. Thyristors were getting too hot 
and failed to switch off. 
The heat sink on which the static switch thyristors are mounted must be changed. A heat 
sink that keeps the thyristors within their operational temperature should be found or find 











7 Software Description 
7.1 Introduction 
This chapter describes the program that implement a closed loop control of a line-
interactive three to single phase UPS system using the TMS320F243 DSP. The 
programming was carried out in C-programming language and it uses four ADCs to 
instantaneously sense four signals from the UPS system. The figure below shows the 
control block diagram of the UPS. The program was developed with the help of example 
programs that carne with the DSP board. 
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7.2 Program Structure 
The program structure is based on the control sampling cycle of general-purpose (GP) 
timer 1. Timer 1 provides the time base for PWM generation, ADC sampling and all the 
control loops. The switching frequency of timer 1 is 10kHz, which gives a period of 
100micro-seconds. The timer operates in continuous up/down counting mode. Interrupt 
mask registers IMR and EVIMRA are configured to allow timer 1 to generate an interrupt 
on underflow (when timer 1 value is zero). 
Timer 2 is the time base for the internal generated sine wave. The period of the counter 
is scaled to give a switching frequency of 50Hz. The timer operates in continuous up 
counting mode. 
7.2.1 Main Program Flow Chart 
The flow chart of the main program in shown in figure 7-2. Software initialisation of all 
variables is done first. Then desirable registers and interrupts are enabled. Unused 
interrupts are masked, then timer 1 and timer 2 are started. The program loops in the 
background routine performing all non-time critical functions. The background routine is 
the main program loop that ensures that the program has defined bounds. The program 
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Figure 7·2: Main Program Flow chart 
7.2.2 Interrupts 
Two interrupts INT2 and INT6 occurring on different interrupt levels have been defined. 
The interrupts are executed and completed within the switching cycle time frame. When 
CPU is interrupted the background operation is stooped and the interrupt level is 
determined. A context save of important registers is carried out, and then it branches to 












INT2 Interrupt Dispatcher Flowchart 
INT2 interrupt source is Timer 1 underflow interrupt only. When INT2 is determined the 
program branches to timer 1 underflow interrupt service routine (ISR). The flowchart is 
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Figure 7-3: INT2 Interrupt Dispatcher Flowchart 
Interrupt Service Routine 
In the routine, the program reads all the ADCs and all control loops are carried out. 
When there is normal mains power supply, the program executes a phase locking 
algorithm to phase lock to the supply voltage and it executes a phase angle technique 
algorithm to regulate the dc bus and battery charging. The code also regulates the load 
voltage. On power failure the program phase locks to the internally generated phase 
angle and does not execute the phase angle technique algorithm. It also switches off the 
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Detailed inverter voltage controller from the above flowchart is illustrated in figure 7-5 to 
show how space vector PWM was generated. A detailed description on how to generate 
space vector PWM is described in chapter 5. 
Detennine phase shift 
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Figure 7-5: Inverter voltage controller 
7.3 Phase Locking 
LEM voltage transducer (LV25-P) was used for voltage conditioning. Supply voltage is 
conditioned from 150V to 5V and is read to the DSP board though ADCIN1. To 
determine the phasor angle the sampled Vs waveform is split into Vs_real and 
Vsjmaginary, by sampling the same waveform 90 degrees later. The waveforms of 











Figure 7-6: Vs_real and Vsjmaginary 
The angle is then determined by an arctan operation on Vs_real and Vs_imaginary. The 
calculated angle is the then used as the base angle to generate the reference sine wave 
for space vector generation. Therefore the space vector generated inverter output is 
phase locked to Vs, since the reference sine wave is always in phase with Vs. 
To obtain fundamental frequency inverter output is filtered. The LC filter introduces a 
phase shift to the inverter output. To compensate for the phase shift an angle of same 
value but opposite sign is added to the base angle. 
Three reference angles are required for three-phase inverter switching. The other two 
phases are generated by adding 120 and 240 degrees to phase A. The figure 1-7 shows 























8 Laboratory UPS Experimental Results 
8.1 Introduction 
A 2.5 kVA three phase to single phase laboratory UPS prototype was built and tested. 
The inverter used to build the UPS is capable of delivering 120kVA. More power could 
be delivered from the UPS if a higher dc bus is used and charging some of the 
equipment to the right power rating. The experimental results are presented here to 
validate the proposed UPS topology. The laboratory UPS prototype picture is shown in 
figure 8-1 and UPS power circuit diagram is shown in figure 8-2. 
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Figure 8-2: UPS power circuit diagram 
Invoerter 
The following equipment was used to build the UPS: 
f-+--++-'I~ LC Filt., 
• Variable transformer for setting supply mains voltage to a specific value and also to 
isolation UPS from the mains 
• Three 4.8mH link inductors 
• Static thyristor switch 
• Three 50 II F capacitors for filtering inverter output 
• Three 0.14mH inductors for filtering inverter output 
• Semikron IGBT inverter driven by SKH160 IGBT driver board (SKM200GB 1230). 
The current and voltage rating of inverter is 200 amps and 600V. 
• DC bus made up of 14 lead acid 12V 7AH-batteries. 
• DC bus smoothing cap. 
• 110 to 220 step up transformer 
• 2kW resistive load 
• Digital power meter Yokogawa (WT1600) and a two-channel 100MHz Agilent mixed 
signal oscilloscope (546220) were used for measuring signals. 
Digital power meter Yokogawa was used for measuring three phase signals. Three-











supply voltages (Vs) and currents (Is). U4 to U6 and 14 to 16 are the filtered inverter 
output voltages (Vups) and currents (Iups). 
8.2 Space Vector PWM Results 
The software and hardware was tested to check if it was operating as intended before 
switching the inverter. DACs were used for debugging the code. The fundamental space 
vector (SV) PWM was checked by filtering the PWMs after level shifting. Figure 8-2 
shows two of the three line to neutral SV PWM outputs. The carrier frequency was taken 
out by RC low pass filter. Figure 8-3 is the difference between two waveforms, 
representing the line to line voltage waveform. The waveforms generated by the DSP 
correspond to the theoretical excepted waveforms. 











Figure 8-4 Line to line SV PWM outputs with carrier filtered out 
8.3 Phase Locking Results 
Phase locking was achieved by calculating the phase angle of the sensed line to line 
voltage, then using the angle to generate space vector PWMs. The other two phases 
were generated by adding 120 and 240 degrees to the calculated phase angle. Figure 8-
4 shows the line to line supply voltage and the phase angle read from a DAC. 
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Supply three-phase voltage was connected to the three-phase inverter output once the 
corresponding lines were of same magnitude and phase locked. The figure below shows 
the filtered inverter output voltage phase locked the supply voltage. The supply voltage 
magnitude is bigger than the inverter voltage. 
Figure 8-6: Inverter output phase locked to the Supply voltage 
Once the voltages were phase locked and were of same magnitude, the inverter voltage 
was then phase shifted so as to draw current from the supply. The figure below shows 











Figure 8-7: Inverter output voltage phase shifted by 30 degrees 
8.4 Voltage regulation results 
During normal power supply and when the batteries are fully charged the dc bus (Vdc) 
was regulated at constant voltage, by increasing or decreasing Vups phase angle with 
respect to Vs phase angle. The angle is increased to draw more current from the mains 
supply when the load is increased and vice versa. The figure below shows the results 
when Vdc was regulated at 170V, Vs = 100V and Vups at 107V. Vups is phase shifted 











Figure 8-8: Vs and Vups during voltage regulation. 
The figure below shows supply currents during voltage regulation. The supply three 
phase currents are almost equal. The average value of the three-phase supply current is 











Figure 8-9: Is during voltage regulation 
The figure below shows UPS currents (lups) during voltage regulation. The UPS is 












Figure 8-10: Iups during voltage regulation 
The figure below shows the voltage across a 2kW load and the respective current. The 
current is in phase with the voltage since the load is resistive. 
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The numerical results of voltage regulation are shown below. From the results it can be 
seen that the supply three phase voltages are not exactly the same and the waveform is 
flat topped. It can be argued that the phase angle between the three phases is not 
exactly 120 degrees as assumed. Although phase locking is achieved by calculating the 
phase angle of one phase, and assuming that the phases are 120 degrees apart. The 
effects of the phases not exactly 120 degrees apart and the slight difference in supply 
voltage magnitudes affected Is and Vups. This caused the small difference in Vups line 
to line voltage magnitudes, resulting in a slight imbalance of Is currents. 
An effective way of providing load balancing, the three phase supply currents can be 
sampled, then use phase angle technique to keep their magnitudes equal and equally 
displaced, 120 degrees apart. 
The overall three-phase supply power factor is 0.9828. Unit power factor is achieved 
when the Is currents are almost equal to lups as explained in chapter five. Better power 
PF can be easily achieved by balancing the current in Phase A and phase C. 
From the figure below (LB) it can be seen that the inverter is absorbing zero real power 
during voltage regulation as expected from the theory. 











8.5 Battery charging results 
Phase angle control is used to control the amount of power absorb by the UPS for 
battery charging. The figure below shows Vs and Vups during battery charging. The 
phase shift angle is about 18 degrees. Vdc is at 130V. 











Figure 8-14: Is during battery charging 
The numerical results of battery charging are shown below. The inverter is absorbing 












Figure 8-15: Numerical results of Battery charging 
8.6 Power outage results 
The converter only does a pure inverter function. It yields regulated load voltage without 
considering the phase angle of the inverter output voltage. The figure 8-15 shows the 











Figure 8-16: Inverter output voltage during power outage 











The figure below shows V -'oad and the corresponding current during power outage. 
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TMS320F243 DSP was used to implement a closed loop control of a three to Single 
phase UPS. Based on the findings and results of the built laboratory UPS the following 
conclusions are made: 
• SV PWM is easily digitally implemented. It offers a wide linear modulation range, 
which made the inverter output control easier. 
• A robust phase locking of a three-phase system (phases 120 degrees apart) can be 
achieved by calculating the phase angle of one phase, then generate the other two 
phases at 120 degrees apart. Phase lOCking algorithm takes a lot of the DPS 
processing capacity. Calculating one phase of the three phases saves a lot of DSP 
memory, at the same time producing very good results. 
• Phase angle technique can be used to bi-directionally control power through an 
inverter. Therefore allowing the inverter to be operated as a battery charger. 
• Phase angle technique can be used to draw sinusoidal balanced currents from a 
three phase mains supply, and supply it to a parallel combination of single phase 
loads. An effective way of providing load balancing is to sample the three phase 
supply currents, then use phase angle technique to keep their magnitudes equal and 
equally displaced, 120 degrees apart. 
• With careful selection of linking inductors size and phase shift angle, a stable UPS 
system with a very good power factor can be achieved. 
• The UPS provides good mitigation of the power line problems. It improved the UCT 
flat-topped sine wave to a pure sine wave. It regulates the output voltage during 
normal operation (when power is supplied by the utility), and during power outage. 
Load voltage is regulated independently to the utility voltage without any 
interruptions. 
• The proposed UPS design is particularly low cost due to its minimum need of 












Based on the findings and results of the DSP phase angle controlled three to single 
phase UPS project the following recommendations are made: 
• It is recommended that the static switch heat sink be changed. A heat sink that would 
keep the thyrisotors within their operational temperature must be found, or find 
thyristors that could operation in those temperature conditions. 
• Although the tests done on the UPS showed a successful operation of the UPS, 
more test are required at higher power rating. 
• With the static switch operating, the dynamic response of the UPS to different 
electrical faults should be checked. 
• The UPS was tested on pure resistive loads (light bulbs and heating elements), 
more tests must be done on different types of loads. 
• For a better load balancing and to obtain unit power factor, supply currents should be 
sampled, then use phase angle technique to keep their magnitudes equal and 
equally displaced. 
• To monitor the UPS, LCD display code should be added to the program code. The 
LCD can be used to display the following: 
1. UPS mode of operation 
2. Battery charging current and battery charging temperature. 
3. DC bus voltage. 
4. Mains supply voltage and UPS output voltage. 
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Single Phase Simulation Model 




































Single phase Matlab simulations 
Simulations were carried out with a constant resistive load under the following 
conditions: 
Load Power = 7.5 kW 
Supply Voltage Vs = 220V 
UPS Voltage Vups = 230V 
Load current I/clad = 32.6A 
Inductor Xl = 4.5Q 
The voltage regulation point 
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Figure 0-4: V Joad and the corresponding current during voltage regulation 
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Three Phase Simulations 
V_abcrl--~~----------------------, 
L11 I .. T 
[21 1 ... ~V_abc 
1 
V_supply-phase ~ V_supply-phase .. 
L3!....1 -+1-- I. 1 
~ _______ ,-_sU_p_PIY~I-1------~ 
3phase voltage supply 
...--_....Ir-1 Vups_ln V_Supply-PPL 
Vups_PLL 
~IVa InvertecA I Ii I .. ........ 
'-Load 1 I I I l~uoad1 
~Va 
invertecB I Ii ,-Load 
,-Load 
'----•• 11>11 V_abc InvertecC 11--1--....1 -.jVb VJoad 
LOAD 
I 
vups_out~ I I I I I "I ,-ups 
'-ups I 
I Measuments 



















B I • (15 is IS' I .1 L....---.? I .( 
L=4.BmH 
.--------~.~IB C I • (15 is IS' I .11.---21 .( 
Vabc 
-tl Uo ~IC 























II. ~ 91 - C=50mF T n-
~+ DC=170V rl pulse, ~ c=J~ C 
Vdc DC t 
Inverter 
Signal(s) Pulses +-1 ----; ........ --------' 
V_abc 
'--_ ....... ~Ic=J 
PWM Generator 
Filter 
... '000' , 
• 'Tff' '. t 
Discrete system 
Ts=2e-006 
Vrb3 Figure 2-3: Inverter Subsystem 
A ---, .. I A Inverter-A 
B 
inverter_B 











































Vb 4- signal 
... ..... 
6 ... angle 











JI'" ... ... 
D magnitude V load THO l+ ... signal ..... V LL mean .... 
angle ..... 
l+ In Mean Fourier1 
... V ..... ... ... CJ .... PQ 
... I 
-,.. V_inverter ,VJoad1 ..... 





RMS ... LJ ..... 
Uoad1 5 ... -,.. 
V_load Unverter & Uoad 
4 
I_Load V LL rms 


















'"JIll" Vabc (pu) wt I 





...., abc Phase ...r+ 
3-phase rJItto 
3-phase PLL PLL-Driven Scope2 
W 
V_abc 









.... ..... 1 
V_supply-phase 















Vabc (pu) 1 
V_supply_phase 
3-phase PLL 1 
Vups_ln 
Vrb1 























The 243 DSP Development Board 
This document will describe the functions of the main components on the 243_ DSP 
Development Board. 
Connectors (PI and P2) 
These connectors give access to the input and output pins of the DSP. The tables 
below describe the function of each pin. 
Header I (P 1) 
Header DSP Pin Name Description Header DSPPin Description 
Pin Pin 
No. No. 
: 1 : N.C Not Connected 
IT 
N.C Not Connected 
3 PWMI PWM output pin 1 PWM2 i PWM output pinl 
5 PWM3 PWM output pin3 6 PWM4 PWM output pin4 
7 PWM5 PWM output pinS 8 PWM6 I p~ output ,,",6 
9 IOPD2 10 pin 10 IOPD3 0 pin 
11 IOPD4 Dig. 10 pin 12 TlCMPIIOPB4 0 pin 
13 T2CMPIIOPB5 Dig. 10 pin 14 IOPD5 Dig. 10 pin 
! 15 TMRDIRIIOPB6 Dig. 10 pin 16 TMRCLKJIOPB7 Dig. 10 pin 
17 QEPlIIOPA3 Dig. 10 pin 18 QEP2IIOPA4 i Dig. 10 pin 
i 19 CAP3IIOPA5 Dig. 10 pin 20 IOPD6 Dig. 10 pin 
I 21 /POINT Power drive Interrupt 22 ~soc EXTInt 
23 SCIRXDIIOPAl Pig. 10 pin 24 PAO~Pin 
25 5V 5vPower 26 GND 
.27 GND GrOlUld 28 • GND Ground 
.29 GND GrOlUld N.C Not Connected 
31 N.C Not Connected 32 N.C Not Connected 
33 ADCINO • Ana.-Dig. Conv. Inp. 34 ADCINl Ana.-Dig. Conv. Inp . 
35 ADCIN2 lOa.-Dig. Conv. Inp. 36 ADCIN3 Ana.-Dig. Conv. Inp. 
Header 2(J:l~) 
i Header DSP Pin Name Description Header DSPPin Description 
Pin Pin I 




1 Not Connected • N.C Not Connected 
3 ADCIN4 Ana.-Dig. Cony. Inp. 4 ADCIN5 Ana.-~g. conv.m 
5 ADCIN6 Ana. -Dig. Conv. Inp. 6 ADCIN7 Ana. -Dig. Cony. 
Not Connected Ref. Voltage 17 N.C 8 VREFHI 
9 GND Ground 10 GND Ground 
11 N.C Not Connected 12 N.C Not Connected 
in N.C Not Connected 14 N.C Not Connected 
! 15 GNl) Ground 16 GND Ground 
17 N.C Not Connected 18 N.C Not Connected 
19 N.C Not Connected 20 N.C Not Connected 
21 5V 5vPower 22 5V 5vPower 
! 23 IRS Reset 24 N.C Not Connected 
25 CANTXiIOPC6 Dig. 10 pin 26 CANRXlIOPC7 Dig. 10 pin 
27 SPISIMOlIOPC2 Dig~IOpin 28 SPISOMIIIOPC3 Dig. IOpin 
29 SPICLKJIOPC4 Dig. 10 pin 30 SPISTEilOPC5 Dig. 10 pin 
31 IOPD? Dig. 10 pin 32 CLKOUTIIOPDO Dig. 10 pin 
33 XFIIOPCO Dig. 10 pin 34 BlOIIOPCI Dig. 10 pin 










Programming connectors (17 and II 0) 
17 is for programming the DSP with the IT AG. II 0 is a DB9 connector for 
programming the DSP with the serial port of a computer. To program the DSP, 
remove jumper 111, switch on the power supply and run the programming software on 
the computer. 
Serial Cable: The serial cable is made up by using a male and a female DB9 
connectors. Only pins 2,3,5 and 8 need to be connected. 
Jumper Settings 
II - The voltage reference of the ADC' s : 
left - External reference voltage. 
right - The onboard 5v is used as reference voltage. 
J2 - Supply voltage to the FLASH. This jumper can always be in the right position. 
13,J4,15 - These jumpers should always be connected to supply data to the DAC's 
J6 - Jumper connected to run in MC (Micro computer) mode. 
__ Jumper disconnected to run in MP (Micro processor) mode. 
III - Serial programming the DSP. (Explained above) 
Output of the Digital to Analogue Converters (PAC) (I8) 
J8 is the outputs of a 8-channel 8-bit DAC. This is used to display variables inside the 
DSP on an oscilloscope. This is very useful for debugging DSP code. 
IMPORTANT : This is a 8-bit DAC, therefore only values between 0 and 256 is 
displayed. This means that aU variables must be scaled before it can be 
displayed. 
II2 is the power supply (0 - 5 v) 










The directory, DSPShare, contains the DSP software that is used to program the DSP. 
The DSPShare directory consists of 4 directories - 24xtools, DSPdocumentation, 
DSPSoftware, Ser243. 
Directories : 
24xtools - Contains the C-compiler and linker. 
DSPdocumentation - Contains the datasheets and the Reference Guide of the 
TMS320F243 DSP. This is very useful for understanding the F243. Other useful 
documentation on the F243 can be found on the TI website (www.ti.com) 
DSPSoftware - This contains C-code examples and batch files to compile and link C-
Code. 
Ser243 Contains the software to program the DSP via the serial connection. 
Programming one of the example files 
The directory DSPSofiware contains 3 C-code example files: 
IOPB.c - C-code to produce a square wave on 10 Pins IOPB4 IOPB7. 
ADC.c - C-code that read the 3rd ADC channel and writes the value out to DAC 1 
DAC.c - C-code that displays a counter that count from 0 to 256 on all 8 DACs 
Programming steps. 
1. Open one of the example files, make the necessary changes and the save the file 
as RUN.C, and close the file. 
2. Run the batch file named 'Compile. bat'. This will compile and link the C-code 
and generate a file RUN.OUT. 
3. Switch offDSP power, remove Jumper 111 and switch power on again. 
4. Change Directory to SER243 and run the 'Con Prg.bat' file. This will convert the 
run.out file into a hex format, called run.hex. Then it will programs the DSP 
trough the serial connection. The serial port for programming can be from COM1 
to COM2 by editing the 'Con_Prg.bat' file. Just change the command spf24xb1 to 
spf24xb2. 
5. Switch off power ofDSP board, put Jumper 111 on and switch on. 
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/** File name: UPS.c */ 
/** Project: DSP Phase Angle Controlled Three to Single Phase UPS */ 
/** Originator: Caxton Magozore */ 




/* TMS320F243 is used to implement a closed loop control of a phase 
/* angle controlled UPS. The program uses four sensed signals from 
/* the UPS to implement control algorithms and generates six space 
/* vector PWM for inverter switching. During normal power supply 
/* phase angle control is used to regulate the DC bus and charge 
/* batteries. On power outage converter only does a pure inverter 
/* function. It yields regulated load voltage without considering 
















/* Peripheral registers and constants of TMS320F243 */ 
volatile unsigned int *ACTR (volatile unsigned int *) Ox74l3; 
volatile unsigned int *DBTCON (volatile unsigned int *) Ox74l5; 
volatile unsigned int *COMPRI (volatile unsigned int *) Ox74l7; 
volatile unsigned int *COMPR2 (volatile unsigned int *) Ox74l8; 
volatile unsigned int *COMPR3 ~ (volatile unsigned int *) Ox74l9; 
volatile unsigned int *COMCON (volatile unsigned int *) Ox74ll; 
volatile unsigned int *GPTCON ~ (volatile unsigned int *) Ox7400; 
volatile unsigned int *TlCON = (volatile unsigned int *) Ox7404; 
volatile unsigned int *T2CON = (volatile unsigned int *) Ox7408; 
volatile unsigned int *OCRA = (volatile unsigned int *) Ox7090: 
volatile unsigned int *OCRB (volatile unsigned int *) Ox7092; 
volatile unsigned int *PADATDIR (volatile unsigned int *) Ox7098; 
volatile unsigned int *PBDATDIR (volatile unsigned int *) Ox709A; 
volatile unsigned int *PCDATDIR (volatile unsigned int *) Ox709C; 
volatile unsigned int *PDDATDIR (volatile unsigned int *) Ox709E; 
volatile unsigned int *TlPR = (volatile unsigned int *) Ox7403; 
volatile unsigned int *TlCNT = (volatile unsigned int *) Ox740l; 
volatile unsigned int *T2PR (volatile unsigned int *) Ox7407; 
volatile unsigned int *T2CNT (volatile unsigned int *) Ox7405; 
volatile unsigned int *EVIMRA 
volatile unsigned int *EVIMRB 
volatile unsigned int *EVIMRC 
volatile unsigned int *EVIFRA 
volatile unsigned int *EVIFRB 
volatile unsigned int *IMR 
volatile unsigned int *IFR 
volatile unsigned int *SPICCR 
volatile unsigned int *SPICTL 
volatile unsigned int *SPISTS 
volatile unsigned int *SPIBRR 
(volatile unsigned int *) Ox742C; 
(volatile unsigned int *) Ox742D; 
(volatile unsigned int *) Ox742E; 
(volatile unsigned int *) Ox742F; 
(volatile unsigned int *) Ox7430; 
(volatile unsigned int *) Ox0004; 
(volatile unsigned int *) Ox0006; 
(volatile unsigned int *) Ox7040; 
(volatile unsigned int *) Ox704l; 
(volatile unsigned int *) Ox7042j 










volatile unsigned int *SPIRXEMU = (volatile unsigned int *) Ox7046; 
volatile unsigned int *SPIRXBUF :: (volatile unsigned int *) Ox7047: 
volatile unsigned int *SPITXBUF (volatile unsigned int *) Ox7048; 
volatile unsigned int *SPIDAT = (volatile unsigned int *) Ox7049; 
volatile unsigned int *SPIPRI = (volatile unsigned int *) Ox704F: 
volatile unsigned int *CMPRl (volatile unsigned int *) Ox7417; 1* 
Registers *1 
volatile unsigned int *CMPR2 = (volatile unsigned int *) Ox7418i 
volatile unsigned int *CMPR3 = (volatile unsigned int *) Ox7419i 
volatile unsigned int *XINT2CR = (volatile unsigned int *) Ox7071: 
1* Variables *1 
int intcounti 
int i,k, ib,temp,counteri 
int v,va,vb,Vmeas,Vdc; 
int Varef,Vbref,Vcref; 







long int tl,t2; 












unsigned int count; 
int angleold,angle_inc old; 
long int angle inc, angle_est, era_ tot; 
long int angle_inc avg,angle_tot,Vload Int tot; 
int angle_err,angle_add,angle int old; 
int Vpot, Iinv, Iinv_Int; 
long int Vreal_Int_tot,Vload_Int,Iinv_Int tot; 
int Vreal_Int,Vload_ref; 
int ampltd_ave; 
int amplitude, angle_ref, amplitude_ref; 
1* External variables *1 
extern int atan(); 
extern int sine () ; 











/* Determination of quadrant of operation */ 
int arctan (int Re, int Im) { 
int yl; 
if (Re==O) Re ~ 1; 
if (Im==O) Im 1; 
if ((Re>O) & (Im>O)) 
{ 
if (Re>=Im) {yl 
else {yl 
return(yl)i 





if ((Im<O) & (Re<O)) 
{ 
if (-Re>=- Im) 
else {yl 
return(yl); 





interrupt void Testl(void) 
{ 
/* quadrant 1 */ 
atan((127*Im/Re))i} 
255 - atan((127*Re/Im));} 
/* quadrant 2 */ 
{yl 511 - atan(127*Im/(-Re));} 
255 + atan((-127*Re)/Im);} 
/* quadrant 3 */ 
{y1 
767 
511 + atan(l27*Im/Re);} 
atan(l27*Re/Im);} 
/* quadrant 4 */ 
{y1 = 767 + atan(127*Re/(-Im));} 
1023 atan((-l27*Im)/Re);} 
/* Timerl underflow interrupt service routine */ 
interrupt void GPT1_underflow(void) 
{ 
*PADATDIR 1= Ox0004; 
/* Reading Vs and Vdc */ 
ADCTRLl -> ADCICHSEL = 1; 
ADCTRLI -> ADC2CHSEL = 2; 
ADCTRL1 -> ADCSOC = 1; 
while (ADCTRL1 -> ADCINTFLAG 
ADCTRL1 -> ADCINTFLAG = 1; 
va == *ADCFIF01; 
clearl = *ADCFIFOl; 
vb = *ADCFIF02; 
/* select ADC input 0 */ 
/* select ADC input 1 */ 
/* start the conversion */ 
== 0); 
/* get value from ADC buffer */ 











va = va»6i 1* shift down 6 bits as first 6 
bits not used *1 
va &= Ox03FF; 1* make sure bits 10 up are zero 
*1 
vb == vb»6i 
vb &= Ox03FFi 
Vreal va - 512; 1* shift va to read negative part of Vs 
waveform *1 
1* DC bus Vdc *1 Vdc := vb; 
Vmeas == 600; 1* DC bus reference voltage *1 
1* Reading V load and I_battery *1 
ADCTRLI -> ADCICHSEL := 3; 
ADCTRLI -> ADC2CHSEL == 0; 
ADCTRLI -> ADCSOC == 1; 
while (ADCTRLI -> ADCINTFLAG O)i 
ADCTRLI -> ADCINTFLAG == 1; 
angle_int 
va = *ADCFIFOli 
clearl = *ADCFIFOli 
vb *ADCFIF02; 
clear2 = *ADCFIF02; 
va = va»6; 
va &= Ox03FF; 
vb vb»6; 
vb &= Ox03FFj 
Vload == va - 512; 
Iinv = vb - 512; 
*T2CNT/3j 1* internal generated reference angle *1 
1* Determining Vs angle *1 
if (index>angle_90) index 1; 
Vimag = Imag[indexli 
Imag[index] = Vreal; 
index++; 
angleold = angle; 
angle = arctan(Vreal/4,Vimag/4); 
if (Vreal_Int<80) 1* checking whether VS is on or off *1 
{ 
angle angle_inti 




1* Isolating UPS if Vs off *1 










*PDDATDIR &= Ox8000; /* selecting IOPD7 as an output and setting 
it low */ 
else *PDDATDIR 1= Ox8080;/* selecting IOPD7 as an output and setting it 
high */ 
*/ 
/* Integrating sensed signals */ 
if (Vreal<O) Vreal_Int_tot = Vreal_Int tot - Vreali 
else Vreal Int tot = Vreal Int tot + Vreal; - - -
if (Vload<O) Vload_Int_tot = Vload_Int_tot Vload; 
else Vload Int tot = Vload Int tot + Vloadi 
era int tot = era int tot + era; 
if (Iinv<O) Iinv Int tot Iinv Int tot - Iinv; 
else Iinv Int tot Iinv Int tot + Iinv; 
Vload ref = 600; /* V load reference */ 
- -
angle_ref = 800; /* Vdc reference */ 
amplitude_ref = 800; /* amplitude reference */ 
/* Averaging the samples and resetting the counter */ 
if «(angleold-angle»500) & (count>angle_90)) 
{ angle inc = (1023-angleold) + angle; 
angle-90 = count/4; 
Vreal-Int = Vreal Int tot/count; 
Vload Int = Vload-Int-tot/count; 
era int = era int-tot7count; 
Iinv_Int = Iinv_Int tot/count; 
angle err = 523776 - angle est; 
if (angle_err>O) angle add++i 
if (angle_err<O) angle_add--i 
angle_est = 512*angle; 
Vload Int tot = 0; 
Vreal Int tot 0; 
era int tot = 0; 
Iinv Int tot = 0; 
count = 0; 
/* Determine SV PWM amplitude and update the amplitude 
era (Vload ref -(4*Vload_Int)); 
if (era int>O) 
{ if (era>lO) ampltd = ampltd +5; 
else ampltd++; 
if (era_int<O) 
{ if ( era <-lO)ampltd 
else ampltd--; 
ampltd-5; 
if (ampltd>280) ampltd = 280; 











else angle_inc = angle - angleold; 




if (counter == 10) 
angle 4 - Vdc/4; 
if «diff>0)&&«(Iinv_Int)*2)<Vmeas}) Vpot++; 
if «diff<O ) I I «(Iinv_Int)*2}>Vmeas)} Vpot--; 
if (Vpot>90 && diff>O) Vpot = 90; 
if (Vpot<O) Vpot 0; 
counter 0; 
if (avgcount>2046) 
angle_inc avg = angle_tot/2048; 
angle_tot=O; 
avgcount =0; 
angle est = angle est + angle inc avg + angle_add; 
angleout = angle_;st/512; - -
if (angleout>1023) angleout angleout - 1023; 
anglea = angleout + 658 - Vpot; /* Reference angle phase A */ 
if (anglea>1023) {anglea anglea - 1023;} 
if (anglea<O) { anglea = angle a + 1023; } 
if 
Varef sine(anglea); /* reference sine wave A */ 
angleb = anglea + 682; 
if (angleb>1023) { angleb 
(angleb<O) { angleb = angleb 
Vbref = sine(angleb); 
anglec anglea + 341; 
/* Reference angle phase B */ 
angleb - 1023; } 
+ 1023; } 
/* reference sine wave B */ 










if (anglec>1023) {anglec anglec - 1023; } 
if (anglec<O) { anglec = anglec + 1023; } 
Vcref = sine(anglec); /* reference sine wave C */ 
/* Determining sector 
if (Varef>Vbref) {A 
else {A = O;} 
for space vector modulation */ 
1; } 
if (Vbref>Vcref) {B 
else {B = O;} 
1; } 
if (Vcref>Varef) {C 
else {C ;: O;} 
1; } 
sector = A + 2*B + 4*C; 
/* Determine switching times T2, Tl and TO */ 
if (sector==3) 
{tltemp ;: Varef Vbref; 
tl = (amplitude*tltemp)/512; 
t2temp =: -Vcref + Vbref; 
t2 = (amplitude*t2temp)/512; 
to =: swfr - tl - t2; 
Aref to/2; 
Bref to/2 + tl; 
Cref to/2 + t1 + t2; 
if (sector==2) 
{t2temp = -Vcref + Varef; 
t2 = (amplitude*t2temp)/512; 
tltemp = Vbref - Varef; 
tl =: (amplitude*t1temp)/512; 
to = swfr tl - t2; 
Bref to/2; 
Aref to/2 + tl; 
Cref to/2 + tl + t2; 
} 
if (sector==6) 
{tltemp = Vbref Vcref; 
tl =: (amplitude*tltemp)/512; 
t2temp ;: -Varef + Vcref; 
t2 (amplitude*t2temp)/512; 
to ;: swfr - tl t2: 
Bref to/2; 
Cref to/2 + tl; 
Aref to/2 + tl + t2; 
} 
if (sector==4) 
{t2temp = -Varef + Vbref; 
} 
t2 = (amplitude*t2temp)/512i 
tltemp = Vcref - Vbref; 
tl = (amplitude*tltemp)/512; 
to ;: swfr tl - t2; 
Cref to/2; 
Bref to/2 + tl; 
Aref to/2 + tl + t2; 
if (sector==5) 











t1 = (amplitude*t1temp)/512i 
t2temp = -Vbref + Varef: 
t2 = (amplitude*t2temp)/512: 
to == swfr - t1 - t2; 
Cref to/2; 
Aref to/2 + t1: 
Bref to/2 + t1 + t2: 
} 
if (sector==l) 
{t2temp = -Vbref + Vcref: 
t2 = (amplitude*t2temp)/512; 
t1temp Varef - Vcref: 
t1 = (amplitude*t1temp)/512: 
to = swfr - t1 t2; 
Aref to/2; 
Cref to/2 + t1; 
Bref to/2 + t1 + t2: 
} 

















*SPITXBUF = DAC1: 
for (i=O: i<4: i++) 
{ } 
*PCDATDIR &= OxOFFDF: 
*PCDATDIR 1= OX0020i 
DAC2 = Vimag/4 + 128; 
DAC2 = DAC2«4: 
DAC2 &= OxOFFF: 
DAC2 1= OX2000i 
*SPITXBUF = DAC2; 
for (i=O; i<4; i++) 
{} 
*PCDATDIR &= OxOFFDF; 
*PCDATDIR 1= OX0020i 
/* Vrea1/4 + 128*/ 
/* Vimag/4 + 128,*/ 
DAC3 = anglea/4; /* angle/4 */ 
DAC3 = DAC3«4; 
DAC3 &= OxOFFF; 











for (i=O; i<4i i++) 
{} 
*PCDATDIR &= OxOFFDFi 
*PCDATDIR 1= Ox0020j 
DAC4 = angleb/4i /* angleout/4 */ 
DAC4 DAC4«4; 
DAC4 &= OxOFFF; 
DAC4 1= Ox6000; 
*SPITXBUF = DAC4; 
for (i=O; i<4; i++) 
{ } 
*PCDATDIR &= OxOFFDF; 
*PCDATDIR 1= Ox0020; 
DACS Vdc/4; 
DACS DACS«4; 
DACS &= OxOFFF; 
DACS 1 OX8000i 
*SPITXBUF = DACSi 
for (i=Oi i<4; i++) 
{ } 
*PCDATDIR &= OxOFFDF; 
*PCDATDIR 1= Ox0020; 
DAC6 angle_ref/4; 
DAC6 DAC6«4; 
DAC6 &= OxOFFF; 
DAC6 1= OxAOOO; 
*SPITXBUF = DAC6; 
for (i=O; i<4; i++) 
{ } 
*PCDATDIR &= OxOFFDF; 
*PCDATDIR 1 Ox0020; 
DAC7 = (4*Vload_Int)i 
DAC7 = DAC7«4i 
DAC7 &= OxOFFF; 
DAC7 1= OxCOOO; 
*SPI'I'XBUF = DAC7; 
for (i=O; i<4; i++) 
{ } 
*PCDATDIR &= OxOFFDF; 
*PCDATDIR 1 Ox0020; 
DACS Vload_ref/4; 
DACS DACS«4; 
DAC8 &= OxOFFF; 
DAC8 1= OxEOOO; 
/* Varef/8 + 128 */ 
/* Vbref/S + 12S*/ 









*SPITXBUF = DAC8; 
for (i=O; i<4i i++) 
{} 
*PCDATDIR &= OxOFFDF; 
*PCDATDIR 1= Ox0020; 
for (i=Oi i<100i i++) 
{} 
*PADATDIR &= OxFFFB; 
programfinish = 1; 
*EVIFRA 1= OX0200i 
counter++i 
interrupt void Test3(void) 
{ 
} 
interrupt void Test4(void) 
{ 
} 
interrupt void TestS (void) 
{ 
} 
interrupt void XINT2(void) 
{ 
1* Main background loop starts here *1 
void main (void) 
{ 







*IMR = Ox0022; 
*IFR = OxFFFFi 
*EVIMRA =: Ox0201; 
*XINT2CR I=Ox0003; 
*XINT2CR &=OxFFFB; 
asm(" clrc INTM"); 
ADCPSCALE 3; 1* 
ADCEVSOC =: 0; 
ADCEXTSOC ;;;: 0; 
ADCIMSTART = 0; 
ADCINTEN 0; 1* 
ADCCONRUN 0; 1* 
1* Masking and unmasking registers *1 
1* T1 UNFINT enable *1 
Pre-scale value 8 *1 
disable interrupt *1 










ADCTRL1 -> ADC2EN 1; 1* en/dis(Ol-able ADC2 *1 
ADCTRL1 -> ADC1EN = 1; 1* enable ADC1 *1 
ADCTRL1 -> suspend_free 0; 
ADCTRL1 -> suspend_soft 1; 
1* SPl port setup for DAC corns *1 
*SPlCCR &= OxOFF7F; 1* reset *1 
*OCRB 1= Ox001C; 1* not GPlO but SPlSlMO, SPlSOMl, SPlCLK *1 
*SPlCCR 1 OxOOOB; 1* char length 12 *1 
*SPlCTL = Ox0006i 1* master, enabled TX, int disabled *1 
*SPlBRR 1 Ox0003; 1* set baud rate *1 
*SPlCCR 1= Ox0080; 1* ready *1 
*PCDATDlR 1= Ox2020; 
*PADATDlR 1= Ox0400; 
1* IOPCS is high (loadl*1 
1* PA2 Output for cycle measure *1 
1* registers for PWM generation *1 
*OCRA 1= OxOFCOi 
*ACTR Ox0999; 
1* enable compare pins rather than GPIO *1 
1* active low, active high, then passed through 
inverter on i/o board*1 
*DBTCON = OxOOEOil* dead band of 0 clock 
*OCRB I=Ox0003; 1* selecting lOPCO and 
*PCDATDIR 1 Ox0101; 
*COMPR1 = 0; 
*COMPR2 0; 
*COMCON Ox0307; 
*COMCON = Ox8307; 
swfr = 1024; 
cycles Onsec *1 
IOPC1 as out puts *1 
*T1PR swfr; 1* Period 1024*SOnsec*2 = 100usec : freq approx 10kHz *1 




*T1CON OxA802; 1* up/down continuous mode *1 
*T2PR = 3069; 1* Period = 
*T2CNT OxO; 1* Initialised 
zero *1 
*T2CON Ox9702; 1* set in 
*T1CON OxA842; 1* start 
*T2CON - Ox9742; 1* start 
I*Initialise variables *1 
angle 0; 
angleout = 0; 
angle_add = 0; 
programfinish = 0; 
screen = 1; 
index = 1; 
count = OJ 
Vmod = 0; 
angle _ int 0; 
3069*50nsec*128 approx 20msec or 50Hz *1 
to zero to ensure timer 2 starts counting 
cont up, and set clock pres caler to 128 *1 
the clock *1 










era = 0; 
angle 
Vsum = 0; 
enter = 0; 
diff = 0; 
0; 
avgeount 1; 
Vreal Int tot = OJ 
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